The FT Wafer Trap is a patent pending
(Serial No. 11/158,466)
proprietary paper trap designed specifically to to be used
with control release wafers such as the
FT TML Wafer, the
FT MeE Wafer and the
FT Cuelure Wafer.
For Instructions on how to use the wafer
trap click here